TSMC has announced the new 3Dblox 2.0 open standard at the TSMC 2023 OIP Ecosystem Forum. In addition, the company also highlighted the major achievements of its Open Innovation Platform® (OIP) 3DFabric Alliance. 

The 3Dblox 2.0 features early 3D IC design capability that aims to significantly boost design efficiency. Concurrently, the 3DFabric Alliance continues to drive memory, substrate, testing, manufacturing, and packaging integration. TSMC continues to push the envelope of 3D IC innovation, making its comprehensive 3D silicon stacking and advanced packaging technologies more accessible to every customer.  

“As the industry shifted toward embracing 3D IC and system-level innovation, the need for industry-wide collaboration has become even more essential than it was when we launched OIP 15 years ago,” said Dr. L.C. Lu, TSMC fellow and vice president of Design and Technology Platform.

In addition, Lu said, “…We’re enabling customers to harness TSMC’s leading process and 3DFabric technologies to reach an entirely new level of performance.” Furthermore, Lu said the technologies also provide power efficiency for the next-generation artificial intelligence (AI), high-performance computing (HPC), and mobile applications.”

Meanwhile, Mark Fuselier, senior vice president of Technology and Product Engineering at AMD said, “Together with their 3DFabric Alliance partners, TSMC has developed a broad 3Dblox ecosystem that has helped AMD accelerate time-to-market for our 3D chiplet product portfolio.”

3Dblox 2.0

Introduced last year, the 3Dblox open standard aims to modularize and streamline 3D IC design solutions for the semiconductor industry. Moreover, with contribution from the largest ecosystem of companies, 3Dblox has emerged as a critical design enabler of future 3D IC advancement.

The new 3Dblox 2.0 enables 3D architecture exploration with an innovative early design solution for power and thermal feasibility studies. For that reason, a designer can now, for the first time in the industry, put together power domain specifications and 3D physical constructs in a holistic environment. In addition, simulate power and thermal for the whole 3D system. 3Dblox 2.0 also supports chiplet design reuse features such as chiplet mirroring to further improve design productivity.

3Dblox 2.0 has won support from key EDA partners to develop design solutions that fully support all TSMC 3DFabric offerings. These comprehensive design solutions provide designers with key insights to make early design decisions. Thus, accelerating design turnaround time from architecture to final implementation.

TSMC also launched the 3Dblox Committee, organized as an independent standard group, with the goal of creating an industry-wide specification. Enabling system design with chiplets from any vendors. Moreover, working with key members including Ansys, Cadence, Siemens, and Synopsys, the committee has ten technical groups of different subjects and proposes enhancements to the specs and maintain the interoperability of EDA tools. 

Designers can now download the latest 3Dblox specifications from the 3dblox.org website and find more information about 3Dblox and its tool implementation by EDA partners.

3DFabric Alliance Achievements

As the first of its kind in the semiconductor industry, TSMC’s 3DFabric Alliance has grown tremendously over the past year. Particularly, working toward the goal of providing customers with a full spectrum of proven solutions and services for semiconductor design, memory modules, substrate technology, testing, manufacturing, and packaging. Now the Company has 21 3DFabric Alliance partners across the industry to collaborate and innovate with.

Memory Collaboration: Generative AI and large language model-related applications require more SRAM memory and higher DRAM memory bandwidth. For that reason, TSMC has worked closely with its key memory partners including Micron, Samsung Memory, and

SK hynix to drive rapid growth on HBM3 and HBM3e. particularly, to advance generative AI systems by delivering more memory capacity.

Substrate Collaboration: TSMC has worked successfully with substrate partners IBIDEN and UMTC to define a Substrate Design Tech file to facilitate substrate auto-routing for significant efficiency and productivity gains. The Company initiated a three-way collaboration with substrate and EDA partners with the goal to deliver 10x productivity gains from automatic substrate routing. The collaboration also includes design for manufacturing (DFM) enhancement rules to reduce stress hotspot in substrate design.

Testing Collaboration: TSMC is collaborating with automatic test equipment (ATE) partners Advantest and Teradyne to solve a variety of 3D test challenges to reduce any yield loss and improve power delivery efficiency for chiplet testing. To demonstrate high-speed test access for 3D stack testing through functional interface, TSMC is working with Synopsys and ATE partners on a silicon demonstrator to achieve the goal of 10x testing productivity boost. The Company is also working with all design-for-test (DFT) EDA partners to ensure effective and efficient interface testing.